



PAPER SUMMARY




- FPGA compilation is very time consuming
- Hard Macros can accelerate the design process by 3X
- Propose a new design flow based on hard macros—enabling fast FPGA compilation

WHAT IS A HARD MACRO?

- Hard Macros are pre-placed pre-routed design blocks created for a specific FPGA family
- All elements of a hard macro move together to maintain the same 'shape' as it is moves
- In Xilinx FPGAs, hard macros exist at the primitive (NCD/XDL) level. Xilinx uses NMC/XDL files to represent them
- Hard macros are most effective when they are compact (see below)




Regular Design



Hard Macro Design

HOW DO YOU MAKE A HARD MACRO?

Conventional Xilinx Flow



What Does the Hard Macro Generator (HMG) Do?

- Several challenges exist to convert a conventional design to a hard macro:
 - Xilinx has several undocumented, unsupported features, such as:
 - No ground or power nets
 - No TIEOFF primitives
 - Only one port per net
 - ...
 - The HMG identifies these issues and properly addresses them to create valid hard macros
 - The HMG also locates all IOBs in a design and replaces them with appropriate Hard Macro ports
- Follows correct XDL conventions for representing a hard macro using BYU's XDL framework

Conversion of Conventional Design to Hard Macro

Recipe for Hard Macro Creation

Ingredients:

- Xilinx ISE tools
- BYU's Hard Macro Generator

Directions:

- Create a regular, conventional FPGA design using Xilinx ISE tools.
- Implement the design through place and route (PAR output).
- Take the resulting NCD file and convert to XDL using XDL executable
- Use BYU's hard macro generator tool to convert XDL to hard macro
- Use XDL executable to convert XDL to NMC (hard macro)
- Enjoy!


HOW DO HARD MACROS MAKE FPGA COMPILATION FAST?

Benefits of Hard Macros

- No need for synthesis (XST), technology mapping (NGDBuild), or packing (MAP)
- Skipping these steps saves significant part of build time
- Potentially faster placement times
 - Only placing 10's hard macros instead of 1000's of primitives
- Faster routing times
 - Hard macros contain all necessary internal routing
 - Hard macro designs only need routing to connect hard macros to each other and to IOs
- Offer significant design reuse
 - Once a hard macro is built, it can be reused in many other designs without the need to rebuild it



Experiment #1: Xilinx Hard Macro Support

- Three different results
 - Design placed/routed fine but took longer than regular design
 - PAR failed, could not find a valid placement
 - Placement succeeded, but no valid routing could be found
- Conclusions
 - Xilinx PAR is not suitable for hard macro-based designs
 - Placement of hard macros is source of problems
 - Implies creation of our own hard macro-optimized placer
 - Experiment #2 tests if custom placer would speed up compilation time



Experiment #2: Obtainable Speedup

- Place Hard Macros by hand to determine obtainable speedup
- Conclusions
 - 3X obtainable speedup
 - Custom router will also increase speedup



Conventional Designs (Baseline Runtimes)

Design	XST	NGDBuild	MAP	PAR	Total Runtime
Mult-tree	46.7s	9.0s	17.7s	64.2s	137.5s
Heterogeneous	80.2s	4.9s	10.4s	35.5s	131.0s


Hard Macro-based Designs

Design	Custom Placer	XDL2NCD	PAR-p (router)	Total Runtime	Speedup (over baseline)
Mult-tree	4.3s	14.3s	25.7s	44.3s	3.1X
Heterogeneous	4.3s	12.1s	25.5s	41.9s	3.1X

- XST/NGDBuild/Map = 0 secs, PAR reduced
- Assume placer can run very quickly (only a few blocks vs. 1000's)
- XDL design assembler will be fast (trivial operation)

WHAT KIND OF DESIGN FLOW WILL USE HARD MACROS?

HMFlow



Hard Macro Experiments

- Experiment #1: Determine Xilinx hard macro support
 - Can Xilinx tools implement designs created purely of hard macros?
- Experiment #2: Determine obtainable speedup of a hard macro-based flow
 - Hand place hard macros to get accurate timing of the routing